Section III describes the simulation results for the leakage power and dynamic power of the proposed logic gates in comparison with the traditional static CMOS gates. The proposed NAND gate has been .

By combining NOT and OR gates, you can easily make a NAND gate, an AND gate, a NOR gate, and any other logic you can dream up. Mechanical computing is decidedly old school, but not at these scales.